A PFM-based MWIR DROIC employing off-pixel fine conversion of photocharge to digital using integrated column ADCs

Abbasi, Shahbaz and Galioğlu, Arman and Shafique, Atia and Ceylan, Ömer and Yazıcı, Melik and Gürbüz, Yaşar (2017) A PFM-based MWIR DROIC employing off-pixel fine conversion of photocharge to digital using integrated column ADCs. In: Infrared Technology and Applications XLIII, Anaheim, USA

[thumbnail of conf-A_PFM_based_MWIR_DROIC_employing_off-pixel_fine_conversion_of_photocharge_to_digital_using_integrated_column_ADCs.pdf] PDF
conf-A_PFM_based_MWIR_DROIC_employing_off-pixel_fine_conversion_of_photocharge_to_digital_using_integrated_column_ADCs.pdf

Download (1MB)

Abstract

A 32x32 prototype of a digital readout IC (DROIC) for medium-wave infrared focal plane arrays (MWIR IR-FPAs) is presented. The DROIC employs in-pixel photocurrent to digital conversion based on a pulse frequency modulation (PFM) loop and boasts a novel feature of off-pixel residue conversion using 10-bit column SAR ADCs. The remaining charge at the end of integration in typical PFM based digital pixel sensors is usually wasted. Previous works employing in-pixel extended counting methods make use of extra memory and counters to convert this left-over charge to digital, thereby performing fine conversion of the incident photocurrent. This results in a low quantization noise and hence keeps the readout noise low. However, focal plane arrays (FPAs) with small pixel pitch are constrained in pixel area, which makes it difficult to benefit from in-pixel extended counting circuitry. Thus, in this work, a novel approach to measure the residue outside the pixel using column -parallel SAR ADCs has been proposed. Moreover, a modified version of the conventional PFM based pixel has been designed to help hold the residue charge and buffer it to the column ADC. In addition to the 2D array of pixels, the prototype consists of 32 SAR ADCs, a timing controller block and a memory block to buffer the residue data coming out of the ADCs. The prototype has been designed and fabricated in 90nm CMOS.
Item Type: Papers in Conference Proceedings
Divisions: Faculty of Engineering and Natural Sciences > Academic programs > Electronics
Faculty of Engineering and Natural Sciences
Depositing User: Yaşar Gürbüz
Date Deposited: 14 Sep 2017 22:24
Last Modified: 26 Apr 2022 09:27
URI: https://research.sabanciuniv.edu/id/eprint/33125

Actions (login required)

View Item
View Item