An efficient approximate sum of absolute differences hardware for FPGAs

Warning The system is temporarily closed to updates for reporting purpose.

Ahmad, Waqar and Hamzaoğlu, İlker (2021) An efficient approximate sum of absolute differences hardware for FPGAs. In: IEEE International Conference on Consumer Electronics (ICCE), Las Vegas, NV, USA

Full text not available from this repository. (Request a copy)

Abstract

In this paper, we propose an efficient approximate sum of absolute differences (SAD) hardware with very small maximum and average error for FPGAs. The proposed approximate SAD hardware utilizes the unused LUT inputs to reduce area and power consumption while providing an almost accurate result. The proposed approximate SAD hardware has smaller maximum and average error than the approximate SAD hardware in the literature. It uses up to 20% less LUTs than the smallest approximate SAD hardware in the literature. It consumes up to 38% less power than the lowest power consuming approximate SAD hardware in the literature.
Item Type: Papers in Conference Proceedings
Uncontrolled Keywords: Approximate Computing; FPGA; SAD; Video Coding
Divisions: Faculty of Engineering and Natural Sciences
Depositing User: İlker Hamzaoğlu
Date Deposited: 02 Sep 2022 11:27
Last Modified: 02 Sep 2022 11:27
URI: https://research.sabanciuniv.edu/id/eprint/43468

Actions (login required)

View Item
View Item