Mert, Ahmet Can and Öztürk, Erdinç and Savaş, Erkay (2020) Low-latency ASIC algorithms of modular squaring of large integers for VDF evaluation. IEEE Transactions on Computers . ISSN 0018-9340 (Print) 1557-9956 (Online) Published Online First http://dx.doi.org/10.1109/TC.2020.3043400
![Warning](/style/images/warning.png)
There is a more recent version of this item available.
![[thumbnail of 09289016.pdf]](https://research.sabanciuniv.edu/style/images/fileicons/application_pdf.png)
09289016.pdf
Restricted to Registered users only
Download (873kB) | Request a copy
Official URL: http://dx.doi.org/10.1109/TC.2020.3043400
Abstract
This study is an attempt in quest of the fastest hardware algorithms for the computation of the evaluation component of verifiable delay functions (VDFs), $a^{2^T}$ mod N, proposed for use in various distributed protocols, in which no party is assumed to compute it significantly faster than other participants. To this end, we propose a class of modular squaring algorithms suitable for low-latency ASIC implementations. The proposed algorithms aim to achieve highest levels of parallelization that have not been explored in previous works in the literature, which usually pursue more balanced optimization of speed and area. For this, we utilize redundant representations of integers and introduce three modular squaring algorithms that work with integers in redundant forms: i) Montgomery algorithm, ii) memory-based algorithm and iii) direct reduction algorithm for fixed moduli. All algorithms enable $O(log k)$ depth circuit implementations, where k is the bit-size of the modulus N in the VDF function. We analyze and compare gate level-circuits of the proposed algorithms and provide estimates for their critical path delay and gate count.
Item Type: | Article |
---|---|
Divisions: | Faculty of Engineering and Natural Sciences > Academic programs > Computer Science & Eng. Faculty of Engineering and Natural Sciences > Academic programs > Electronics Faculty of Engineering and Natural Sciences |
Depositing User: | Ahmet Can Mert |
Date Deposited: | 21 Apr 2021 18:19 |
Last Modified: | 21 Apr 2021 18:19 |
URI: | https://research.sabanciuniv.edu/id/eprint/41443 |
Available Versions of this Item
- Low-latency ASIC algorithms of modular squaring of large integers for VDF evaluation. (deposited 21 Apr 2021 18:19) [Currently Displayed]