title
  

Low energy HEVC and VVC video compression hardware

Warning The system is temporarily closed to updates for reporting purpose.

Azgın, Hasan (2019) Low energy HEVC and VVC video compression hardware. [Thesis]

[img]
Preview
PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
2598Kb

Official URL: http://risc01.sabanciuniv.edu/record=b2325805 (Table of contents)

Abstract

Video compression standards compress a digital video by reducing and removing redundancy in the digital video using computationally complex algorithms. As spatial and temporal resolutions of videos increase, compression efficiencies of video compression algorithms are also increasing. However, increased compression efficiency comes with increased computational complexity. Therefore, it is necessary to reduce computational complexities of video compression algorithms without reducing their visual quality in order to reduce area and energy consumption of their hardware implementations. In this thesis, we propose a novel technique for reducing amount of computations performed by HEVC intra prediction algorithm. We designed low energy, reconfigurable HEVC intra prediction hardware using the proposed technique. We also designed a low energy FPGA implementation of HEVC intra prediction algorithm using the proposed technique and DSP blocks. We propose a reconfigurable VVC intra prediction hardware architecture. We also propose an efficient VVC intra prediction hardware architecture using DSP blocks. We designed low energy VVC fractional interpolation hardware. We propose a novel approximate absolute difference technique. We designed low energy approximate absolute difference hardware using the proposed technique. We propose a novel approximate constant multiplication technique. We designed approximate constant multiplication hardware using the proposed technique. We quantified computation reductions achieved by the proposed techniques and video quality loss caused by the proposed approximation techniques. The proposed approximate absolute difference technique and approximate constant multiplication technique cause very small PSNR loss. The other proposed techniques cause no PSNR loss. We implemented the proposed hardware architectures in Verilog HDL. We mapped the Verilog RTL codes to Xilinx Virtex 6 or Xilinx Virtex 7 FPGAs and estimated their power consumptions using Xilinx XPower Analyzer tool. The proposed techniques significantly reduced power and energy consumptions of these FPGA implementations

Item Type:Thesis
Uncontrolled Keywords:HEVC. -- VVC. -- Intra prediction. -- Fractional interpolation. -- Approximate computing. -- Hardware implementation. -- FPGA. -- Low energy. -- DSP. -- Çerçeve içi öngörü. -- Kesirli aradeğerleme. -- Yaklaşık hesaplama. -- Donanım gerçekleme. -- Düşük enerji.
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
ID Code:39352
Deposited By:IC-Cataloging
Deposited On:21 Oct 2019 10:54
Last Modified:21 Oct 2019 10:54

Repository Staff Only: item control page