title   
  

A High permormance hardware architecture for an sad reuse based hierarchical motion estimation algorithm for H.264 video coding

Yalçın, Sinan and Ateş, Hasan F. and Hamzaoğlu, İlker (2005) A High permormance hardware architecture for an sad reuse based hierarchical motion estimation algorithm for H.264 video coding. In: 15th Int Conf on Field Programmable Logic and Applications, Nice

[img]
Preview
PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
300Kb

Abstract

In this paper, we present a high performance and low cost hardware architecture for real-time implementation of an SAD reuse based hierarchical motion estimation algorithm for H.264 / MPEG4 Part 10 video coding. This hardware is designed to be used as part of a complete H.264 video coding system for portable applications. The proposed architecture is implemented in Verilog HDL. The Verilog RTL code is verified to work at 68 MHz in a Xilinx Virtex II FPGA. The FPGA implementation can process 27 VGA frames (640x480) or 82 CIF frames (352x288) per second.

Item Type:Papers in Conference Proceedings
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
ID Code:1239
Deposited By:Sinan Yalçın
Deposited On:17 Dec 2006 02:00
Last Modified:29 Aug 2007 14:30

Repository Staff Only: item control page