A hardware accelerator for polynomial multiplication operation of CRYSTALS-KYBER PQC scheme

Yaman, Ferhat and Mert, Ahmet Can and Öztürk, Erdinç and Savaş, Erkay (2021) A hardware accelerator for polynomial multiplication operation of CRYSTALS-KYBER PQC scheme. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France

This is the latest version of this item.

Full text not available from this repository. (Request a copy)


Polynomial multiplication is one of the most time-consuming operations utilized in lattice-based post-quantum cryptography (PQC) schemes. CRYSTALS-KYBER is a lattice-based key encapsulation mechanism (KEM) and it was recently announced as one of the four finalists at round three in NIST's PQC Standardization. Therefore, efficient implementations of polynomial multiplication operation are crucial for highperformance CRYSTALS-KYBER applications. In this paper, we propose three different hardware architectures (lightweight, balanced, high-performance) that implement the NTT, Inverse NTT (INTT) and polynomial multiplication operations for the CRYSTALS-KYBER scheme. The proposed architectures include a unified butterfly structure for optimizing polynomial multiplication and can be utilized for accelerating the key generation, encryption and decryption operations of CRYSTALS-KYBER. Our high-performance hardware with 16 butterfly units shows up to 112×, 132× and 109× improved performance for NTT, INTT and polynomial multiplication, respectively, compared to the high-speed software implementations on Cortex-M4.
Item Type: Papers in Conference Proceedings
Uncontrolled Keywords: CRYSTALS-KYBER; Hardware; NTT; Polynomial Multiplication; PQC
Divisions: Faculty of Engineering and Natural Sciences
Depositing User: Ahmet Can Mert
Date Deposited: 01 Sep 2022 13:03
Last Modified: 01 Sep 2022 13:03
URI: https://research.sabanciuniv.edu/id/eprint/43549

Available Versions of this Item

Actions (login required)

View Item
View Item