A low power implementation of H.264 adaptive deblocking filter algorithm

Warning The system is temporarily closed to updates for reporting purpose.

Parlak, Mustafa and Hamzaoğlu, İlker (2007) A low power implementation of H.264 adaptive deblocking filter algorithm. In: NASA/ESA Conference on Adaptive Hardware and Systems, Edinburgh, Scotland, UK

Full text not available from this repository. (Request a copy)

Abstract

In this paper, we present a low power implementation of H.264 adaptive deblocking filter (DBF) algorithm on ARM Versatile / PB926EJ-S Development Board. The DBF hardware is implemented using Verilog HDL. An AHB bus interface is designed and integrated into DBF hardware in order to communicate with ARM processor and SRAM through AHB bus. An efficient memory hierarchy and data transfer scheme is also implemented. The DBF hardware implementation works at 72 MHz in a Xilinx Virtex II FPGA and it can code 30 CIF frames (352times288) per second. The power consumption of DBF hardware is analyzed and up to 13% power savings is achieved by applying clock gating and glitch reduction techniques to DBF datapath.
Item Type: Papers in Conference Proceedings
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics > TK7885-7895 Computer engineering. Computer hardware
T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
Divisions: Faculty of Engineering and Natural Sciences > Academic programs > Electronics
Depositing User: İlker Hamzaoğlu
Date Deposited: 15 Nov 2008 12:57
Last Modified: 26 Apr 2022 08:49
URI: https://research.sabanciuniv.edu/id/eprint/10730

Actions (login required)

View Item
View Item