title
  

Efficient multiple constant multiplication using DSP blocks in FPGA

Warning The system is temporarily closed to updates for reporting purpose.

Mert, Ahmet Can and Azgın, Hasan and Kalalı, Ercan and Hamzaoğlu, İlker (2018) Efficient multiple constant multiplication using DSP blocks in FPGA. In: 28th International Conference on Field Programmable Logic and Applications (FPL), Dublin, Ireland

[img]
Preview
PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
673Kb

Official URL: http://dx.doi.org/10.1109/FPL.2018.00063

Abstract

Multiple constant multiplication (MCM) operation multiplies an input variable with multiple constants. MCM operations are widely used in many applications such as video processing and compression. In this paper, a method is proposed for efficient implementation of MCM operations using DSP blocks in Xilinx FPGAs. The proposed method reduces number of DSP blocks used for implementing a given MCM operation by manipulating the multiple constants used in this MCM operation. In this paper, a high level synthesis tool implementing the proposed method is also proposed. The proposed tool takes the input variable bit length and multiple constants as inputs, and generates a Verilog RTL code which efficiently implements this MCM operation using DSP blocks. The proposed method and tool are used for one of the most complex video compression algorithms, HEVC 2D DCT. They reduced number of DSP blocks used in the FPGA implementation of HEVC 2D DCT algorithm by 35.8%.

Item Type:Papers in Conference Proceedings
Uncontrolled Keywords:MCM; FPGA; DSP Block; HEVC
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
ID Code:36265
Deposited By:İlker Hamzaoğlu
Deposited On:15 Aug 2018 09:49
Last Modified:28 May 2019 10:02

Repository Staff Only: item control page