Low complexity HEVC sub-pixel motion estimation technique and its hardware implementation

Warning The system is temporarily closed to updates for reporting purpose.

Mert, Ahmet Can and Kalalı, Ercan and Hamzaoğlu, İlker (2016) Low complexity HEVC sub-pixel motion estimation technique and its hardware implementation. In: IEEE 6th International Conference on Consumer Electronics - Berlin (ICCE-Berlin 2016), Berlin, Germany

PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader

Official URL: http://dx.doi.org/10.1109/ICCE-Berlin.2016.7684744


In this paper, a low complexity High Efficiency Video Coding (HEVC) sub-pixel motion estimation (SPME) technique is proposed. The proposed technique reduces the computational complexity of HEVC SPME significantly at the expense of slight quality loss by calculating the sum of absolute difference (SAD) values of sub-pixel search locations using the SAD values of neighboring integer pixel search locations. In this paper, an efficient HEVC SPME hardware implementing the proposed technique for all prediction unit (PU) sizes is also designed and implemented using Verilog HDL. The proposed hardware, in the worst case, can process 38 Quad Full HD (3840×2160) video frames per second.

Item Type:Papers in Conference Proceedings
Uncontrolled Keywords:FPGA, HEVC, Sub-Pixel Motion Estimation, Hardware Implementation
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
ID Code:30684
Deposited By:İlker Hamzaoğlu
Deposited On:08 Nov 2016 11:48
Last Modified:08 Nov 2016 11:48

Repository Staff Only: item control page