FPGA implementation of HEVC intra prediction using high-level synthesis

Warning The system is temporarily closed to updates for reporting purpose.

Kalalı, Ercan and Hamzaoğlu, İlker (2016) FPGA implementation of HEVC intra prediction using high-level synthesis. In: IEEE 6th International Conference on Consumer Electronics - Berlin (ICCE-Berlin 2016), Berlin, Germany

PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader

Official URL: http://dx.doi.org/10.1109/ICCE-Berlin.2016.7684745


Intra prediction algorithm in the recently developed High Efficiency Video Coding (HEVC) standard has very high computational complexity. High-level synthesis (HLS) tools are started to be successfully used for FPGA implementations of digital signal processing algorithms. Therefore, in this paper, the first FPGA implementation of HEVC intra prediction algorithm using a HLS tool in the literature is proposed. The proposed HEVC intra prediction hardware, in the worst case, can process 35 full HD (1920×1080) video frames per second. Using HLS tool significantly reduced the FPGA development time. Therefore, HLS tools can be used for FPGA implementation of HEVC video encoder.

Item Type:Papers in Conference Proceedings
Uncontrolled Keywords:FPGA, HEVC, Intra Prediction, HLS
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
ID Code:30681
Deposited By:İlker Hamzaoğlu
Deposited On:08 Nov 2016 12:23
Last Modified:08 Nov 2016 12:23

Repository Staff Only: item control page