An efficient hardware architecture for H.264 intra prediction algorithm
||The system is temporarily closed to updates for reporting purpose.
Şahin, Esra and Hamzaoğlu, İlker (2007) An efficient hardware architecture for H.264 intra prediction algorithm. In: Design Automation and Test in Europe (DATE) Conference, Nice, France
Official URL: http://ieeexplore.ieee.org/iel5/4211748/4211749/04211793.pdf?tp=&isnumber=4211749&arnumber=4211793
In this paper, we present an efficient hardware architecture for real-time implementation of intra prediction algorithm used in H.264 / MPEG4 Part 10 video coding standard. The hardware design is based on a novel organization of the intra prediction equations. This hardware is designed to be used as part of a complete H.264 video coding system for portable applications. The proposed architecture is implemented in Verilog HDL. The Verilog RTL code is verified to work at 90 MHz in a Xilinx Virtex II FPGA. The FPGA implementation can process 27 VGA frames (640x480) per second.
Repository Staff Only: item control page