title
  

An efficient intra prediction hardware architecture for H.264 video decoding

Warning The system is temporarily closed to updates for reporting purpose.

Şahin, Esra and Hamzaoğlu, İlker (2007) An efficient intra prediction hardware architecture for H.264 video decoding. In: 10th Euromicro Conference on Digital System Design, Lübeck, Germany

Full text not available from this repository.

Official URL: http://dx.doi.org/10.1109/DSD.2007.4341508

Abstract

In this paper, we present an efficient hardware architecture for real-time implementation of intra prediction algorithm used in H.264 / MPEG4 Part 10 video coding standard. The hardware design is based on a novel organization of the intra prediction equations. This hardware architecture is designed to be used as part of a H.264 video decoder for portable applications. The proposed architecture is implemented in Verilog HDL. The Verilog RTL is verified to work at 70 MHz in a Xilinx II FPGA. The FPGA implementation can process a VGA frame (640x480) in the worst case in 9.85 msec.

Item Type:Papers in Conference Proceedings
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics > TK7885-7895 Computer engineering. Computer hardware
T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
ID Code:10733
Deposited By:İlker Hamzaoğlu
Deposited On:15 Nov 2008 14:52
Last Modified:22 Jul 2019 11:17

Repository Staff Only: item control page