title   
  

Low power H.264 video compression hardware designs

Parlak, Mustafa (2009) Low power H.264 video compression hardware designs. [Thesis]

[img]PDF - Registered users only - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
2865Kb

Official URL: http://192.168.1.20/record=b1276337 (Table of Contents)

Abstract

Video compression systems are used in many commercial products such as digital camcorders, cellular phones and video teleconferencing systems. H.264 / MPEG4 Part 10, the recently developed international standard for video compression, offers significantly better video compression efficiency than previous international standards. However, this coding gain comes with an increase in encoding complexity and therefore in power consumption. Since portable devices operate with battery, it is important to reduce power consumption so that the battery life can be increased. In addition, consuming excessive power degrades the performance of integrated circuits, increases packaging and cooling costs, reduces the reliability and may cause device failures. Therefore, power consumption is an important design metric for video compression hardware. In this thesis, we propose low power hardware designs for Deblocking Filter (DBF), intra prediction and intra mode decision parts of an H.264 video encoder. The proposed hardware architectures are implemented in Verilog HDL and mapped to Xilinx Virtex II FPGA. We performed detailed power consumption analysis of FPGA implementations of these hardware designs using Xilinx XPower tool. We also measured the power consumptions of DBF hardware implementations on a Xilinx Virtex II FPGA and there is a good match between estimated and measured power consumption results. We then worked on decreasing the power consumption of FPGA implementations of these H.264 video compression hardware designs by reducing switching activity using Register Transfer Level (RTL) low power techniques. We applied several RTL low power techniques such as clock gating and glitch reduction to these designs and quantified their impact on the power consumption of the FPGA implementations of these designs. We proposed novel computational complexity and power reduction techniques which avoid unnecessary calculations in DBF, intra prediction and intra mode decision parts of an H.264 video encoder. We quantified the computation reductions achieved by the proposed techniques using H.264 Joint Model software encoder. We applied these techniques to proposed hardware designs and quantified their impact on the power consumption of the FPGA implementations of these designs.

Item Type:Thesis
Uncontrolled Keywords:Low power hardware design. -- H.264 video compression standard. -- H.264 deblocking filter. -- H.264 intra prediction. -- H.264 intra mode decision. -- FPGA. -- Düşük güç kullanımlı donanım tasarımı. -- H.264 görüntü sıkıştırma standardı. -- H.264 blok giderici filtre. -- H.264 çerçeve içi öngörü. -- H.264 çerçeve içi kip seçimi.
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
ID Code:16648
Deposited By:IC-Cataloging
Deposited On:03 Aug 2011 14:32
Last Modified:03 Aug 2011 14:32

Repository Staff Only: item control page