%PDF-1.6
%
1 0 obj
<>stream
application/pdfIEEE2018 Conference on Design and Architectures for Signal and Image Processing (DASIP);2018; ; ; VVCFractional InterpolationHardware ImplementationFPGALow PowerA Low Power Versatile Video Coding (VVC) Fractional Interpolation HardwareAhmet CanMertErcan KalaliIlker Hamzaoglu
2018 Conference on Design and Architectures for Signal and Image Processing (DASIP)43 Oct. 201847
endstream
endobj
2 0 obj
<>/XObject<>/ProcSet[/PDF/ImageC/ImageI]/ColorSpace<>>>
endobj
3 0 obj
<>
endobj
4 0 obj
<>stream
hϱ
0iief+
endstream
endobj
5 0 obj
[/Indexed/DeviceRGB 1 6 0 R]
endobj
6 0 obj
<>stream
x{
endstream
endobj
7 0 obj
[/Indexed/DeviceRGB 1 8 0 R]
endobj
8 0 obj
<>stream
x{U
e
endstream
endobj
9 0 obj
<>stream
hb`
endstream
endobj
10 0 obj
<>stream
h1 bx
H,`
endstream
endobj
11 0 obj
[/Indexed/DeviceRGB 1 12 0 R]
endobj
12 0 obj
<>stream
x
endstream
endobj
13 0 obj
<>stream
h{ `TIrP(@3e@KvBY:hEvl"'YT@עLb
\"pAE乡<%Ni{~s$'I-1"
9$_߁SnLnQu!ьaDl;zZGާDUcn
ݱ5
(aIF:_F^T=`'m#n#ÃD3&2M2UfnSt{FDa%Zr-djJ$ V^#/'=Pz
Gh M^ʡTzޢ TDiuCE6KԄ\o!
?It4V3Rgu7SC#F+'4:3T7=Inlci&MH:)2L]GJu]G(n-C&MBKub{F@xJLvO/Q4%RGJ4GC֎u)vDFvV5aaZE%6lo/
Ϳ4 Et~baz6Wr,_C4M@Y0zm2#֒cfꥹCcA4n/{wGD]q3R_i Lt%^g֚T^ʿE8nKf
U7$/4 :s^TAoзt~HgX~q<-6F;R|}^t5dVcޤX3b]=~V̖lQJ]3R"sDpUpCЛ1)Љrz@_7KC6uetv7˖cޛx`p!9\v&r{E+3]qD;1[@ohck,%|cp6cSa?ޔKC),kfҬmg`BgOHs\Jƥ:}2_!OrܫW~yMvX9yt-
h2tr|C6z
wޣ9'kwOg"ԔyY
%
c#XVf([lbGد}AFc{sɏ>-h+Ċ#Z^dqQD@CCoNbwdo0mN u|PzT,LP3J4&(/[䛜{ؽF/F1Dr/d[
{-bc4FLc6>y>Teg4
wE*~J6}ǿ3XDZ7~ք'l$HiXGI^"Ʋ5#v4~Qxx6#:S8/ees)W/љLD1¸淭l̗gy5qv< M~1n`dƲ~%?t#=˱nfkbo.pj`gkaQgƱıKz?X
mɸf{G"m>;{C?az.F>
^z/"ggޭkzi:RS:o6)MXo;e͚F6iܨaשVtxs=;YŽ#0JBa<OfTsl
Ndn-' z*/xt/pcbPt\'
=9;faYެ1am,6
DzXd<2'+B{sͼJ1:Я~NvTLLAr o@$BY#+xnQE{IuF{G#
Tnv r扦AVUsDqN[<*Z\|'~[P:P 6mA+VxsTJxOw\BG
SZ}tJ jdqoPLW UaweK| z;\y=M4(-Rp~y/auR>{[
Á(X+yIUy
tq7JO0n˴.Akx%ibJF1 [9\Ƀc1/!RS7h~Ͳ CCZ&]DvޫBSWp$=%8Khp/PHl tq}J_-ݔn@Ez]tZ7l&KODOظ