A High performance and low power hardware architecture for H.264 cavlc algorithm

Warning The system is temporarily closed to updates for reporting purpose.

Şahin, Esra and Hamzaoğlu, İlker (2005) A High performance and low power hardware architecture for H.264 cavlc algorithm. In: 13th European Signal Processing Conference, Antalya

[thumbnail of 3011800000644.pdf] PDF
3011800000644.pdf

Download (274kB)

Abstract

In this paper, we present a high performance and low power hard-ware architecture for real-time implementation of Context Adap-tive Variable Length Coding (CAVLC) algorithm used in H.264 / MPEG4 Part 10 video coding standard. This hardware is designed to be used as part of a complete low power H.264 video coding system for portable applications. The proposed architecture is im-plemented in Verilog HDL. The Verilog RTL code is verified to work at 76 MHz in a Xilinx Virtex II FPGA and it is verified to work at 233 MHz in a 0.18´ ASIC implementation. The FPGA and ASIC implementations can code 22 and 67 VGA frames (640x480) per second respectively.
Item Type: Papers in Conference Proceedings
Subjects: Q Science > QA Mathematics
Divisions: Faculty of Engineering and Natural Sciences
Depositing User: İlker Hamzaoğlu
Date Deposited: 17 Dec 2006 02:00
Last Modified: 26 Apr 2022 08:31
URI: https://research.sabanciuniv.edu/id/eprint/1141

Actions (login required)

View Item
View Item