A 7-Bit Reverse-Saturated SiGe HBT Discrete Gain Step Attenuator

Murat Davulcu, Abdurrahman Burak, Student Member, IEEE, and Yasar Gurbuz, Member, IEEE

Abstract—In this study, the analysis, design and measured results of a fully integrated 7-Bit step attenuator implemented in a 0.25-μm Silicon-Germanium (SiGe) BiCMOS process technology, are described. The attenuator is designed based on delicately ordered and cascaded Π/T type attenuation blocks, which are comprised of series/shunt switches employing SiGe hetero-junction bipolar transistors (HBTs) with peak fT/Imax of 110/180 GHz. HBTs are employed as a series switch to decrease the insertion-loss of the attenuator. Moreover, to authors’ best knowledge, this is the first study presenting the effect of employing reverse-saturated HBTs as a shunt switch for each attenuation blocks. Thanks to this advancement, the highest input-referred 1-dB compression point (IP1dB) is reported for Si-based similar studies. This method also decreases the insertion-loss of the proposed attenuator. The measurements result in the state-of-the-art performance with 28.575 dB attenuation range by 0.225 dB gain steps while maintaining 7-bit amplitude resolution across 6.6 GHz to 12.8 GHz frequency band, where RMS phase error remains below 3.3° and insertion loss (IL) is less than 12.4 dB. The measured IP1dB of the attenuator is 13.5 dBm while drawing 8 mA from 3.3 V supply. The die occupies an area of 1.37 mm x 0.56 mm excluding pads.

Index Terms—BiCMOS integrated circuits, Phased arrays

I. INTRODUCTION

The applications of the modern phased-array RADAR systems have emerged in commercial and defense applications for a long time. In these systems, transmit/receive (T/R) modules play a crucial role due to the fast beam scanning and electronic beam control ability of these modules. Since the number of T/R modules is high, manufacturing costs, size, and integrability are important specifications for these modules. In SiGe HBT technology, thanks to the recent advances and progress in the SiGe technology, low-cost, fully-integrated compact size T/R modules with a competitive, sometimes even better, radio frequency (RF) performance compared to III-V counterparts have been published, recently [1]–[4].

Amplitude control blocks such as voltage controlled attenuators and variable gain amplifiers (VGAs) have been widely employed in T/R modules to provide high directivity, low sidelobe levels, high precision beam tailoring/steering ability, better null points, and accurate beam scanning/tracking response [5], [6]. Attenuators are preferable to VGAs in terms of their higher linearity, wider bandwidth, lesser temperature dependency, lower control complexity and easy compensation of phase imbalance [6]. There are two types of mostly used attenuator topologies: continuous/analog and digital/step [7]. Since the step attenuators remove the requirement for a digital-to-analog converter in the control path, they are preferred over analog designs [8].

In the present study, for the first time in the literature, a 7-bit phase corrected discrete gain step attenuator built with cascaded Π/T-type controllable resistive networks consisting of RS SiGe HBT switches, has been reported.

This paper is organized as follows. Section II describes the proposed attenuator circuitry. Section III shows the simulations and measurement results of the design. In Section IV, performance benchmarking of the attenuator with respect to the state-of-the-art attenuators is presented and conclusions are given in Section V.

II. CIRCUIT DESCRIPTION

A. Circuit Topology

The proposed attenuator is comprised of eight cascaded T-type and Π-type attenuation blocks with RS SiGe HBT shunt switches, of which schematic diagrams are shown in Fig. 2. To compensate for phase differences inserted while transiting between the reference and attenuation states, the R-L-R networks are placed as shown in Fig. 2, which act as low pass filters [5]. Fig. 1 shows a detailed schematic of the presented attenuator. The bit order is customized to achieve minimal sourcing and loading interaction between the individual attenuation blocks. The bit order is customized to achieve minimal sourcing and loading interaction between the individual attenuation blocks. Consequently, attenuation units with 14.4 and 7.2 dB relative attenuations are placed to the front and back end of the cascaded structure, where other 0.225 dB, 0.45 dB, 0.9 dB, 3.6 dB and 1.8 dB attenuating units are located in-between them, respectively. Since to restrain undesired transformation in source-load impedances and phase variation is more difficult when 14.4 dB attenuation is achieved with a single Π-type network, in this design, the 7th bit is constructed with a couple of concurrently switched 7.2 dB attenuation blocks. In this circuit, while C1 and L1 are used for input-matching, C2 and L2 are used for output-matching.

B. Comparison of FET and HBT switches as a Series Switch

The Π- and T-type attenuation units are substantially dependent on the parasitic elements induced by the switching devices concerning their relative attenuation range, flatness, bandwidth, phase variation, IL and P1dB [6]. Principally, Ron x Coff product, preferred to be as low as possible, is an accustomed metric to evaluate switching performance of the transistors. The capacitor models for off-state HBT and FET are shown in Fig. 4. To make a choice among HBT and FET available in the process library as a series switch, their Coff values are compared to each other with...
a simulation at 10 GHz, where HBT and FET are sized with the total emitter length of 10.92 μm and the width of 79 μm, respectively, to demonstrate the same \( R_{on} \) of 10Ω. As a result, the HBT and FET have shown \( C_{off} \), HBT of 16.3 fF and \( C_{off} \), FET of 46.4 fF, which reveals that HBTs remarkably outperform FETs as a series switch. Since our work has a high number of transistors brought by eight cascaded \( \Pi \)- and T-type networks, its performance might have significantly degraded due to parasitic effects of FETs; thereby, although FETs do not consume static power HBTs are employed, where a low DC power dissipation is not a primary design specification.

**C. Comparison of the attenuation level of T-type and \( \Pi \)-type networks**

In order to decide the appropriate attenuation network type with respect to the attenuation level, the detailed analysis of the T/\( \Pi \)- type networks are performed. In Fig. 3, the model of the both networks in the reference mode and the attenuation mode are shown. As a calculation method, \( Y \)-parameters are selected for T/\( \Pi \)-type attenuation networks. Then, the conversion from \( Y \)-parameters to \( S \)-parameters are performed. Finally, the difference between \( S_{21} \) parameters in both the reference mode and in the attenuation mode is found as the attenuation level.

The calculated admittances of the \( \Pi \)-type attenuator network in both modes of operation (reference mode and the attenuation mode) are shown in (1)–(2). The \( Y \)-parameters of the \( \Pi \)-type attenuator network in the reference mode and in the attenuation mode can be expressed as (3) and (4), respectively.

\[
Y_{A1(B1)} = \frac{(2R_4 + s L_2)(1 + s R_{on} C_{on}) + R_{on}}{(2R_4 + s L_2)R_{on}} \tag{1}
\]

\[
Y_{A2(B2)} = Y_{A3(B3)} = \frac{1 + s R_{off} C_{off}}{R_{off} + R_5 + s R_3 R_{off} C_{off}} \tag{2}
\]

\[
Y_{on} = \begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{bmatrix} = \begin{bmatrix} Y_{A1} + Y_{A2} & -Y_{A1} \\ -Y_{A1} & Y_{A1} + Y_{A2} \end{bmatrix} \tag{3}
\]

\[
Y_{off} = \begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{bmatrix} = \begin{bmatrix} Y_{B1} + Y_{B2} & -Y_{B1} \\ -Y_{B1} & Y_{B1} + Y_{B2} \end{bmatrix} \tag{4}
\]

The calculated impedances of the \( \Pi \)-type attenuator network in both mode of operation (reference mode and attenuation mode) are shown in (5)–(7). The \( Y \)-parameters of the \( \Pi \)-type attenuator network in the reference mode and in the attenuation mode can be expressed as (9) and (11), respectively. The \( S \)-parameters derived from \( Y \)-parameters are presented in (12 and 13. Since we calculate \( Y \)-parameters of both \( \Pi \) and T-type attenuation networks, this formula can be applied for both case. The attenuation level can be obtained from the difference between \( S_{21} \) parameter difference between the reference mode and the attenuation mode. The formula of the attenuation level \( \Pi \) and T-type attenuator networks can be expressed in 14.

\[
Z_{A1(B1)} = \frac{(2R_1 + s L_1)R_{on}}{(2R_1 + s L_1)(1 + s R_{on} C_{on}) + R_{on}} \tag{5}
\]

\[
Z_{A2(B2)} = Z_{A3(B3)} = R_2 \tag{6}
\]

\[
Z_{A4(B4)} = \frac{R_{off} + R_3 + s R_3 R_{off} C_{off}}{1 + s R_{off} C_{off}} \tag{7}
\]

\[
\text{Denominator}_{on} = Z_{A2(B2)} Z_{A3(B3)} + Z_{A2(B2)} Z_{A4(B4)} + Z_{A3(B3)} Z_{A4(B4)} \tag{8}
\]
When a high attenuation level is required, obtained by calculating the resistance values and the number of the transistors. As well as the previously mentioned simulation that confirms - and T-type step attenuators. As well as the previously mentioned simulation that confirms - and T-type step attenuators.

The die photo of the attenuator is shown in Fig. 5. The die occupies an area of 0.71 mm². The S-parameters were measured using Agilent 20 GHz 8720ES network analyzer while the bias voltages were applied with Agilent E3631A triple output DC power supplies. To control an attenuation unit, only one bias voltage was applied because each of them has its own inverter to inversely bias series and shunt devices. A couple of 150 μm pitch-sized GSG probes were used on the QFB packaged and wire-bonded die while measuring S-parameters. The output power of the network analyzer was set to 0 dBm, and the network analyzer was calibrated by Short-Open-Thru-Load (SOLT) method with an Impedance Standard Substrate (ISS) from Cascade-Microtech to move the reference plane to the probe tips. Fig. 6 shows that the measured input (a) and output (b) RLs are above 13 dB from 6.6 to 12.8 GHz, while IL (c) varies from 8.9 to 12.4 dB. Furthermore, Fig. 6 (d) illustrates the inserted phase which differs from -12° to 8°. The measured discrete gain steps are represented in Fig.

$$\begin{align*}
Y_{11,\text{on}(off)} & = \frac{1}{Z_{A1(B1)}} + \frac{Z_{A3(B3)} + Z_{A4(B4)}}{\text{Denominator}_{\text{on}(off)}} \\
Y_{21,\text{on}(off)} & = -\frac{1}{Z_{A1(B1)}} - \frac{Z_{A4(B4)}}{\text{Denominator}_{\text{on}(off)}} \\
Y_{22,\text{on}(off)} & = \frac{1}{Z_{A1(B1)}} + \frac{Z_{A2(B2)} + Z_{A4(B4)}}{\text{Denominator}_{\text{on}(off)}}
\end{align*}$$

(9) (10) (11)

$$S_{11} = S_{22} = \frac{(1 - Y_{11}R_L)(1 + Y_{22}R_L) + Y_{12}Y_{21}R_L^2}{(1 + Y_{11}R_L)(1 + Y_{22}R_L) - Y_{12}Y_{21}R_L^2}$$

(12)

$$S_{12} = S_{21} = -\frac{-2Y_{21}R_L}{(1 + Y_{11}R_L)(1 + Y_{22}R_L) - Y_{12}Y_{21}R_L^2}$$

(13)

$$\text{Attenuation Level} = S_{21,\text{off}} - S_{21,\text{on}}$$

(14)

From this formula, the required attenuation level can be obtained by calculating the resistance values and the number of the transistors. During the implementation of the attenuator, when a high attenuation level is required, II-type attenuation network is chosen since two shunt switches to the ground increases the capability of the attenuation level of the network. When a low attenuation level is required, T-type attenuation network is chosen.

D. Reverse-Saturation Method

Besides the selection of HBTs, which is necessitated by poor switching capability of FETs, additional design methodologies had to be explored to reduce the parasitic elements because the lossy silicon-based substrate induces relatively more parasitic effects and they are particularly troublesome for the deployed attenuator topology [6]. It is reported in [10] that if the shunt connected HBTs are in RS mode, IL improves because electrons have a higher potential barrier during their leakage to ground due to higher doping concentration in the emitter than the collector. Furthermore, in [11] it has been proven that parasitic capacitors to substrate can significantly exacerbate IL, operational bandwidth, attenuation range and gain flatness, while causing more abrupt phase changes during the transition between reference and attenuation modes of the II- and T-type step attenuators. As well as the previously mentioned simulation that confirms $C_{off,HBT}$ is 65% lower than $C_{off,FET}$ for the devices having the same $R_{on}$, shunt parasitic capacitors of the same transistors are also investigated. Fig. 4 represents the capacitor models for the (a) FET and (b) the HBT, where D, S, C, E and B denote drain, source, collector, emitter and body, respectively. The simulation for the FET results in $C_{DB}$ of 10.3 fF and $C_{SB}$ of 11.98 fF, which are almost equal due to device symmetry. On the other hand, for the HBT, $C_{CB}$ is 24.5 fF and $C_{EB}$ is 1.9 fF. If the capacitor models are shown in Fig. 4 are substituted into II-type attenuator, total parasitic shunt capacitance values on the signal path are shown on TABLE I. These values demonstrate that compared to NMOS, HBT II-attenuator leads a lower total shunt parasitic capacitor added to the signal path. Moreover, when the $Q_p$ devices are routed in RS configuration, since the emitter has a considerably smaller (1.9 fF) shunt capacitor than the collector (24.5 fF) due to its better physical isolation from the substrate [10], RS HBT configuration leads a much lower total shunt capacitor on the signal path. Furthermore, it is verified in [12] that, RS method boosts the power handling capability of the HBTs due to the higher doping concentration of the emitter and graded doping profile of the base of the HBTs. The reason behind this behavior, the junction between base and emitter at high RF power creates a lower loss path toward the ground than the junction between base and collector. This lower loss path will lead to further diminishing of the RF power in the conventional HBT switch topology. Consequently, the analysis reveals that employing HBTs instead of FETs and configuring them in RS mode are enabling approaches to realize the proposed 7-bit attenuator operating with the state-of-the-art amplitude resolution across the specified attenuation range along with its lower phase error, acceptable source-load return losses. Furthermore, $IP_{1dB}$, is the highest ever reported, in the literature.

III. SIMULATION AND MEASUREMENT RESULTS

The die photo of the attenuator is shown in Fig. 5. The die occupies an area of 0.71 mm². The S-parameters were measured using Agilent 20 GHz 8720ES network analyzer while the bias voltages were applied with Agilent E3631A triple output DC power supplies. To control an attenuation unit, only one bias voltage was applied because each of them has its own inverter to inversely bias series and shunt devices. A couple of 150 μm pitch-sized GSG probes were used on the QFB packaged and wire-bonded die while measuring S-parameters. The output power of the network analyzer was set to 0 dBm, and the network analyzer was calibrated by Short-Open-Tho-Load (SOLT) method with an Impedance Standard Substrate (ISS) from Cascade-Microtech to move the reference plane to the probe tips. Fig. 6 shows that the measured input (a) and output (b) RLs are above 13 dB from 6.6 to 12.8 GHz, while IL (c) varies from 8.9 to 12.4 dB. Furthermore, Fig. 6 (d) illustrates the inserted phase which differs from -12° to 8°. The measured discrete gain steps are represented in Fig.

**TABLE I**

**TOTAL PARASITIC SHUNT CAPACITANCES ON THE SIGNAL PATH**

<table>
<thead>
<tr>
<th>Operating Mode</th>
<th>Reference</th>
<th>Attenuation</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS</td>
<td>$3C_{DB} + C_{SB} + 2C_{off,NMOS}$</td>
<td>$3C_{DB} + C_{SB}$</td>
</tr>
<tr>
<td>HBT</td>
<td>$3C_{CB} + C_{EB} + 2C_{off,HBT}$</td>
<td>$3C_{CB} + C_{EB}$</td>
</tr>
<tr>
<td>RS HBT</td>
<td>$3C_{EB} + C_{CB} + 2C_{off,HBT}$</td>
<td>$3C_{EB} + C_{CB}$</td>
</tr>
</tbody>
</table>

1549-7747 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
7, where the coverage of 28.575 dB attenuation range with the gain increments of 0.225 dB is evident. The RMS phase and RMS amplitude errors of the attenuator are shown in Fig. 8. These results present that the 7-bit amplitude resolution of the proposed attenuator with a less than 3.3° RMS phase error from 6.6 to 12.8 GHz.

![Chip micro-photograph of the designed attenuator](image)

Fig. 5. Chip micro-photograph of the designed attenuator

![S11, S22, IL, and relative phase variation of the attenuator](image)

Fig. 6. (a)\(S_{11}\), (b)\(S_{22}\), (c)IL, and (d)relative phase variation of the attenuator

![The measured relative attenuation steps of the attenuator](image)

Fig. 7. The measured relative attenuation steps of the attenuator

The linearity of the attenuator was evaluated by the single-tone test. A sinusoidal input signal is applied at different power levels by Agilent PSG-E8257D signal generator and the output power is measured by Agilent E4417A power meter configured with E9325A power sensor. In the reference mode, at the center frequency(10GHz) the attenuator exhibits an \(IP_{1dB}\) of 13.5 dBm while drawing 8 mA from 3.3 V power supply. The \(IP_{1dB}\) of the attenuator varies from 12.5 dBm to 14 dBm over the 6.6 GHz to 12.8 GHz and the linearity measurement at the 10 GHz is shown in Fig. 9.

![The measured RMS amplitude and RMS phase error of the attenuator](image)

Fig. 8. The measured RMS amplitude and RMS phase error of the attenuator

![The two tone measurement was performed to evaluate the input third-order intercept point (IIP3).](image)

Fig. 9. Top: Measured \(IP_{3dB}\) of the attenuator over frequencies Bottom: Measured \(IP_{1dB}\) of the attenuator at 10 GHz

The two tone measurement was performed to evaluate the input third-order intercept point (IIP3). The spacing of the two tones is selected as 10 MHz. As shown in Fig. 10, 29 dBm IP3 value is measured.

![Measured two-tone intermodulation (f1 = 9.995 GHz, f2 = 10.005 GHz) response at 10 GHz versus input power](image)

Fig. 10. Measured two-tone intermodulation (\(f_1 = 9.995\) GHz, \(f_2 = 10.005\) GHz) response at 10 GHz versus input power
TABLE II

<table>
<thead>
<tr>
<th>Ref. No.</th>
<th>Process Tech.</th>
<th>Att. Range (dB)</th>
<th>Eff. # of Bits</th>
<th>LSB (dB)</th>
<th>IL (dB)</th>
<th>RL (dB)</th>
<th>IP1dB (dBm)</th>
<th>RMS Amp. Err. (dB)</th>
<th>RMS Phase Err. (°)</th>
<th>Die Area (mm²)</th>
<th>PDC (mW)</th>
<th>IIP3 (dBm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[5] 8-12</td>
<td>0.18 µm BiCMOS</td>
<td>31.5</td>
<td>6</td>
<td>0.5</td>
<td>&lt;11.3</td>
<td>&gt;11</td>
<td>13</td>
<td>&lt;0.4</td>
<td>&lt;2.2</td>
<td>0.52</td>
<td>0</td>
<td>28</td>
</tr>
<tr>
<td>[8] 10-50</td>
<td>0.17 µm BiCMOS</td>
<td>11</td>
<td>4</td>
<td>0.9</td>
<td>2-3</td>
<td>&gt;8</td>
<td>5</td>
<td>N/A</td>
<td>&lt;3</td>
<td>0.15*</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>[9] 10-67</td>
<td>0.18 µm BiCMOS</td>
<td>32-43</td>
<td>4</td>
<td>3</td>
<td>15.2</td>
<td>&gt;8.7</td>
<td>13</td>
<td>N/A</td>
<td>N/A</td>
<td>0.77</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>[11] 7.7-10.8</td>
<td>0.02 µm SiGe BiCMOS</td>
<td>16.51</td>
<td>7</td>
<td>0.13</td>
<td>&lt;12</td>
<td>&gt;15</td>
<td>12.5</td>
<td>&lt;0.13</td>
<td>2.3 - 3.1</td>
<td>0.29*</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>[13] 0-20</td>
<td>0.11 µm SiGe BiCMOS</td>
<td>31.5</td>
<td>6</td>
<td>0.5</td>
<td>&lt;7.2</td>
<td>&gt;12</td>
<td>10</td>
<td>&lt;0.37</td>
<td>&lt;4</td>
<td>0.98</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td>This Work</td>
<td>6.6-12.8</td>
<td>0.25 µm SiGe BiCMOS</td>
<td>28.4</td>
<td>7</td>
<td>0.225</td>
<td>&lt;12.4</td>
<td>&gt;13</td>
<td>13.5</td>
<td>&lt;0.225</td>
<td>2.3 - 3.3</td>
<td>0.71*</td>
<td>26.4</td>
</tr>
</tbody>
</table>

* Excluding Pads.

IV. PERFORMANCE BENCHMARKING

TABLE II represents the performance summary of our attenuator and the similar studies reported in the literature. The attenuators described in [5], [8], [9], and [13] have less bit resolution than our attenuator and exploit the benefits of using smaller technology nodes featuring devices with lower $R_{on}$ and parasitic capacitors, which provide a significant advantage in performance as mentioned earlier. Moreover, [8] and [9] both suffer in terms of RLs and [8] has only 11 dB of attenuation range with a low $IP_{1dB}$ of 5 dBm. [11] mainly differs from the presented attenuator by employing FETs to switch attenuation units. Nevertheless, the isolated NMOS devices are used in [11] to prevent performance degradations due to $C_{off} FET$, $C_{DB}$ and $C_{SB}$, in our design, RS HBTs enable 7-bit amplitude resolution in a much wider frequency band and attenuation range along with a higher $IP_{1dB}$, while keeping IL and RMS phase errors almost the same at a cost of 26.4 mW DC power dissipation.

V. CONCLUSION

A 7-bit discrete gain step attenuator, fabricated on 0.25 µm SiGe BiCMOS process technology, has been presented. Additionally, this study is the first attenuator that incorporates RS HBTs to switch II- and T-type attenuation networks. The developed attenuator exhibits state-of-the-art performance with its 13.5 dBm $IP_{1dB}$ and 7-bit amplitude resolution in 28.575 dB attenuation range with an RMS phase error of below 3.5° across 6.6 to 12.8 GHz frequency range, which substantiate this work to be considered as a strong candidate for gain control in transceiver chains of phased array radars.

ACKNOWLEDGMENT

The authors would like to thank IHP Microelectronics for providing IC fabrication and technical support.

REFERENCES