title   
  

Power consumption reduction techniques for H.264 video compression hardware

Adıbelli, Yusuf (2012) Power consumption reduction techniques for H.264 video compression hardware. [Thesis]

[img]PDF - Registered users only - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
2669Kb

Official URL: http://192.168.1.20/record=b1498498 (Table of Contents)

Abstract

Video compression systems are used in many commercial products such as digital camcorders, cellular phones and video teleconferencing systems. H.264 / MPEG4 Part 10, the recently developed international standard for video compression, offers significantly better compression efficiency than previous video compression standards. However, this compression efficiency comes with an increase in encoding complexity and therefore in power consumption. Since portable devices operate with battery, it is important to reduce power consumption so that battery life can be increased. In addition, consuming excessive power degrades the performance of integrated circuits, increases packaging and cooling costs, reduces reliability and may cause device failures. In this thesis, we propose novel computational complexity and power reduction techniques for intra prediction, deblocking filter (DBF), and intra mode decision modules of an H.264 video encoder hardware, and intra prediction with template matching (TM) hardware. We quantified the computation reductions achieved by these techniques using H.264 Joint Model reference software encoder. We designed efficient hardware architectures for these video compression algorithms and implemented them in Verilog HDL. We mapped these hardware implementations to Xilinx Virtex FPGAs and estimated their power consumptions using Xilinx XPower Analyzer tool. We integrated the proposed techniques to these hardware implementations and quantified their impact on the power consumptions of these hardware implementations on Xilinx Virtex FPGAs. The proposed techniques significantly reduced the power consumptions of these FPGA implementations in some cases with no PSNR loss and in some cases with very small PSNR loss.

Item Type:Thesis
Uncontrolled Keywords:H.264. -- Intra prediction. -- Deblocking filter. -- Mode decision. -- Template matching. -- Hardware. -- Video compression. -- Video coding. -- Digital video compression. -- Digital integrated circut. -- Video. -- Çerçeve içi öngörü. -- Blok giderici filtre. -- Kip seçimi. -- Şablon eşleştirme. -- Bilgisayar donanımları. -- Video sıkıştırma. -- Video kodlama. -- Sayısal video oluşturma. -- Video. -- Sayısal entegre devre. -- FPGA.
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
ID Code:24570
Deposited By:IC-Cataloging
Deposited On:26 Sep 2014 10:16
Last Modified:26 Sep 2014 10:16

Repository Staff Only: item control page