A high performance hardware architecture for one bit transform based motion estimation
Akın, Abdulkadir and Doğan, Yiğit and Hamzaoğlu, İlker (2009) A high performance hardware architecture for one bit transform based motion estimation. In: 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, Patras, Greece
Official URL: http://dx.doi.org/10.1109/DSD.2009.230
Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (IBT) based ME algorithms have low computational complexity. Therefore, in this paper, we propose a high performance systolic hardware architecture for IBT based ME. The proposed hardware performs full search ME for 4 Macroblocks in parallel and it is the fastest IBT based ME hardware reported in the literature. In addition, it uses less on-chip memory than the previous IBT based ME hardware by using a novel data reuse scheme and memory organization. The proposed hardware is implemented in Verilog HDL. It consumes %34 of the slices in a Xilinx XC2VP30-7 FPGA. It works at 115 MHz in the same FPGA and is capable of processing 50 1920x1080 full High Definition frames per second. Therefore, it can be used in consumer electronics products that require real-time video processing or compression.
Repository Staff Only: item control page