Efficient hardware implementations of low bit depth motion estimation algorithms

This is the latest version of this item.

Abstract

In this paper, we present efficient hardware implementation of multiplication free one-bit transform (MF1BT) based and constraint one-bit transform (C-1BT) based motion estimation (ME) algorithms, in order to provide low bit-depth representation based full search block ME hardware for real-time video encoding. We used a source pixel based linear array (SPBLA) hardware architecture for low bit depth ME for the first time in the literature. The proposed SPBLA based implementation results in a genuine data flow scheme which significantly reduces the number of data reads from the current block memory, which in turn reduces the power consumption by at least 50% compared to conventional 1BT based ME hardware architecture presented in the literature. Because of the binary nature of low bit-depth ME algorithms, their hardware architectures are more efficient than existing 8 bits/pixel representation based ME architectures.

Available Versions of this Item

• Efficient hardware implementations of low bit depth motion estimation algorithms. (deposited 16 Dec 2008 09:51)
  • Efficient hardware implementations of low bit depth motion estimation algorithms. (deposited 01 Nov 2009 17:50) [Currently Displayed]