title   
  

An efficient hardware architecture for H.264 intra prediction algorithm

Şahin, Esra and Hamzaoğlu, İlker (2007) An efficient hardware architecture for H.264 intra prediction algorithm. In: Design Automation and Test in Europe (DATE) Conference, Nice, France

[img]
Preview
PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
318Kb

Official URL: http://ieeexplore.ieee.org/iel5/4211748/4211749/04211793.pdf?tp=&isnumber=4211749&arnumber=4211793

Abstract

In this paper, we present an efficient hardware architecture for real-time implementation of intra prediction algorithm used in H.264 / MPEG4 Part 10 video coding standard. The hardware design is based on a novel organization of the intra prediction equations. This hardware is designed to be used as part of a complete H.264 video coding system for portable applications. The proposed architecture is implemented in Verilog HDL. The Verilog RTL code is verified to work at 90 MHz in a Xilinx Virtex II FPGA. The FPGA implementation can process 27 VGA frames (640x480) per second.

Item Type:Papers in Conference Proceedings
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics > TK7885-7895 Computer engineering. Computer hardware
T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
ID Code:1176
Deposited By:İlker Hamzaoğlu
Deposited On:17 Dec 2006 02:00
Last Modified:22 Feb 2010 22:44

Repository Staff Only: item control page